



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 3769

SERIAL NUMBER 10/688,902	FILING DATE 10/21/2003 RULE	CLASS 438	GROUP ART UNIT 1765	ATTORNEY DOCKET NO. 843.40811VX1
-----------------------------	---------------------------------------	--------------	------------------------	--

APPLICANTS

Kazuhisa Suzuki, Hamura, JAPAN;

Kazuo Koide, Iruma, JAPAN;

Toshiro Takahashi, Hamura, JAPAN;

** CONTINUING DATA ***** VFI LV

This application is a DIV of 09/959,576 10/30/2001 ABN
 which is a 371 of PCT/JP99/02315 04/30/1999

** FOREIGN APPLICATIONS ***** VCFE LV

IF REQUIRED, FOREIGN FILING LICENSE GRANTED

** 01/30/2004

Foreign Priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no	STATE OR COUNTRY JAPAN	SHEETS DRAWING 35	TOTAL CLAIMS 37	INDEPENDENT CLAIMS 6	
35 USC 119 (a-d) conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after Allowance					
Verified and Acknowledged	Examiner's Signature	Initials			

ADDRESS

020457

ANTONELLI, TERRY, STOUT & KRAUS, LLP

1300 NORTH SEVENTEENTH STREET

SUITE 1800

ARLINGTON, VA

22209-3873

TITLE

Method of manufacturing a semiconductor integrated circuit device having a plurality of wiring layers and mask-pattern generation method

FILING FEE	FEES: Authority has been given in Paper	<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees (Filing) <input type="checkbox"/> 1.17 Fees (Processing Ext. of
------------	---	---